Quantum Networkpowered by
searchSubscribe
Quantum Network

News, research, careers and the quantum industry, in one place.

  • alternate_email
  • search

Explore

  • Editorial
  • Research Hub
  • Events
  • Opportunities
  • About Us

Community

  • Join the Community
  • Learning Resources
  • Contact Us

Contact

A-307, Kailash Business Park,
Vikhroli (W), Mumbai – 400079

022 49646504

[email protected]

  • Newsletter
  • India Quantum Pulse
Quantum Networkpowered by
searchSubscribe
Chalmers University Demonstrates Hardware-Level Microwave Crosstalk Suppression via Parasitic Capacitance Engineering
RESEARCH·Oct 31, 2026·1 MIN READ

Chalmers University Demonstrates Hardware-Level Microwave Crosstalk Suppression via Parasitic Capacitance Engineering

Physicists at Chalmers University of Technology have developed a new method to eliminate microwave crosstalk in superconducting processors. Their research shows that by engineering on-chip parasitic capacitances, they can achieve destructive interference among parasitic capacitive channels, suppressing unwanted qubit excitations. This method offers a practical advantage for floating transmons and allows for alignment of classical microwave crosstalk nulls with quantum ZZ nulls. The post Chal...

Source

Quantum Computing Report

Author: Mohamed Abdel-Kareem

Published Oct 31, 2026

Summarised/rewritten with AI from Quantum Computing Report

Read original articlearrow_forward

Physicists at Chalmers University of Technology have developed a new method to eliminate microwave crosstalk in superconducting processors. Their research shows that by engineering on-chip parasitic capacitances, they can achieve destructive interference among parasitic capacitive channels, suppressing unwanted qubit excitations. This method offers a practical advantage for floating transmons and allows for alignment of classical microwave crosstalk nulls with quantum ZZ nulls.

The post Chalmers University Demonstrates Hardware-Level Microwave Crosstalk Suppression via Parasitic Capacitance Engineering appeared first on Quantum Computing Report .

UNCATEGORIZEDSUPERCONDUCTINGHARDWAREQUBITSRESEARCH

Report a problem / takedown

ABOUT THIS STORY

Source
Quantum Computing Report
Published
Oct 31, 2026
Category
RESEARCH
Read original articlearrow_forward

More from Quantum Network

Fermilab SQMS Center Identifies Microscopic Origins of Qubit Performance Variance Across Superconducting Transmons
RESEARCH

Fermilab SQMS Center Identifies Microscopic Origins of Qubit Performance Variance Across Superconducting Transmons

Researchers at Fermilab's SQMS Center and collaborators identified microscopic material defects causing performance variations in superconducting qubits. Their study found that nanoscale fabrication geometries, surface oxides, and energy relaxation times are directly correlated. Specifically, single-nanometer shifts in surface oxide thickness, substrate trench depths below 20 nanometers, and sidewall etch profiles can cause up to a twofold variation in qubit performance. The post Fermilab SQ...

Oct 2, 2026

arrow_forward
RESEARCH

D-Wave Launches Gate-Model Simulator Beta Program Featuring 21-Qubit Dual-Rail Erasure Emulation

D-Wave has launched a beta program for its gate-model quantum computing simulator, accessible via its Leap quantum cloud service. The simulator supports up to 21 qubits with both ideal and hardware emulation modes and models D-Wave's dual-rail superconducting cavity qubit architecture, which uses hardware-level error detection. The program aims to evaluate mid-circuit error detection, test real-time classical feedback control, and establish design rules for quantum machine learning algorithms...

Oct 1, 2026

arrow_forward
Alice & Bob and ENS Lyon Demonstrate DC-Biased SQUID Architecture for Multi-Photon Cat Qubit Dissipation
RESEARCH

Alice & Bob and ENS Lyon Demonstrate DC-Biased SQUID Architecture for Multi-Photon Cat Qubit Dissipation

Alice & Bob and ENS Lyon have demonstrated a DC-biased SQUID architecture for stabilizing cat qubits, replacing traditional microwave pumps with a microvolt-scale DC voltage. This method eliminates unwanted Kerr nonlinearities and provides a scalable control mechanism for superconducting bosonic codes. The experimental setup showed selective activation of 1-to-1, 2-to-1, and 4-to-1 photon conversion processes, enabling deterministic pair-photon extraction and paving the way for more robu...

Oct 1, 2026

arrow_forward
IBM Research Demonstrates Hybrid Spacetime PEC to Reduce Error-Mitigation Sampling Overhead by 63×
RESEARCH

IBM Research Demonstrates Hybrid Spacetime PEC to Reduce Error-Mitigation Sampling Overhead by 63×

IBM Research has introduced Spacetime Probabilistic Error Cancellation (Spacetime PEC), a hybrid error-handling framework that significantly reduces the sampling overhead in quantum computing. This new protocol combines Probabilistic Error Cancellation (PEC) with post-selected Quantum Error Detection (ED), achieving up to a 63-fold reduction in sampling overhead compared to standard PEC. The approach was experimentally validated on IBM's 27-qubit heavy-hex superconducting processor, demonstra...

Sep 20, 2026

arrow_forward
Quantum Network

News, research, careers and the quantum industry, in one place.

  • alternate_email
  • search

Explore

  • Editorial
  • Research Hub
  • Events
  • Opportunities
  • About Us

Community

  • Join the Community
  • Learning Resources
  • Contact Us

Contact

A-307, Kailash Business Park,
Vikhroli (W), Mumbai – 400079

022 49646504

[email protected]

  • Newsletter
  • India Quantum Pulse